


> home | > about | > feedback | > login US Patent & Trademark Office



Search Results

Search Results for: [(("instruction cache" and "data cache") or "split cache") and (coherence or coherency or police or policy or protocol) and exclusive]
Found 120 of 121,350 searched.

Search within Results		
> 67	earch Help/Tips	
~ હર	satur reipi rips	
Sor	t by: Title Publication Publication Date Score 🕏 Binder	
Res	Sults 1 - 20 of 120 short listing Prev Next Page 1 2 3 4 5 6 7 Page	
1	The sun fireplane system interconnect Alan Charlesworth Proceedings of the 2001 ACM/IEEE conference on Supercomputing (CDROM) November 2001 System interconnect is a key determiner of the cost, performance, and reliability of large cache-coherent, shared-memory multiprocessors. Interconnect implementations have to accommodate ever greater numbers of ever faster processors. This paper describes the Sun™ Fireplane two-level cache-coherency protocol, and its use in the medium and large-sized UltraSPARC-III-based Sun Fire™ servers.	87%
2	Performance analysis using the MIPS R10000 performance counters Marco Zagha , Brond Larson , Steve Turner , Marty Itzkowitz Proceedings of the 1996 ACM/IEEE conference on Supercomputing (CDROM) November 1996 Tuning supercomputer application performance often requires analyzing the interaction of the application and the underlying architecture. In this paper, we describe support in the MIPS R10000 for non-intrusively monitoring a variety of processor events support that is particularly useful for characterizing the dynamic behavior of multi-level memory hierarchies, hardware-based cache coherence, and speculative execution. We first explain how performance data is collected using an integrate	84%

3 A write update cache coherence protocol for min-based multiprocessors 82%